AMENDMENTS TO THE SPECIFICATION:

Please replace the paragraph beginning at page 2, line 3, with the following rewritten paragraph:

1 The problem of substrate noise can be particularly problematic in mixed 2 signal IC designs. In such designs, substrate noise analysis is essential for 3 avoiding any performance degradation or failure due to the noise coupled 4 through the substrate from the noisy ness digital circuits, i.e, the digital core, to 5 the sensitive analog circuits. It is also important to analyze mixed signal IC 6 designs for substrate noise sensitivity early in the design cycle, so that the 7 design teams have sufficient time to take steps to create effective on-chip 8 electrical isolation strategy without extensive and costly re-design cycles.

Please replace the paragraph beginning at page 7, line 21, with the following rewritten paragraph:

1 In the preferred embodiment, the steps taken to estimate the noise 2 generated by the core circuits are as follows, as shown in Figure 2. First, a 3 computer file of a model block is created, which contains a chain of inverters and 4 buffers and a representative number of flip-flops 202. (It will be understood that 5 hereinafter references to creation of blocks or circuits, or their representation, 6 and the like, refer to the creation and manipulation of computer files representing 7 those entities and their associated parameters.) In this model block, V_{DD} and 8 V_{SS} lines are provided, as well as a simple LR representation of the bondwire 9 inductance and resistance. The specific circuit designed for this model will 10 depend upon the block the model is designed to approximate. The idea is to 11 allow an approximate representation of the signal switching, as it would occur 12 over time during operation of the core block, by running a simulation of the 13 model circuit. Second, the power and rms current, I_{ms}(model), of the core block 14 are computed, for a clock frequency of f 204. For this computation, the equation:

P=
$$CV^2$$
f= I_{rms} (model)V Eq. (1)

is used, where P is the power of the block, C is the switching capacitance of the

- 17 model block, and V is the voltage across it. Third, the I_{rms} and switching
- capacitance of the actual digital blocks in the chip, for example, a digital signal
- 19 processor ("DSP") block, microprocessor block, glue logic block, custom macro
- 20 block, etc., are computed **206** from the power value computed in step **204**. For
- 21 this computation, the equation:

$$P=CV^2f=I_{rms}V$$
 Eq. (2)

- is used, where C is the capacitance of the actual digital block, and V is the
- voltage across it. Fourth, the number of instances N of the model block that are
- needed to match the actual computed power (or, equivalently, the l_{ms}) values
- 26 (from step **206**) is computed **208**. For this computation, the equation:

N=
$$I_{ms}/I_{ms}$$
(model) Eq. (3)

- is used. Fifth, the model block is instantiated M times **210**. For this computation,
- 29 the equation:

$$M=N/\alpha$$
 Eq. (4)

- 31 is used, where α is a factor selected to reduce the simulation time. This step
- results in a decrease in the computed I_{rms} (model) by the factor α . To
- compensate for this, since a goal is to toe compute the root-mean square and
- peak-to-peak voltages, V_{rms} and V_{pk-pk} , respectively, seen at the power and
- 35 ground lines, the bond wire L and R values are increased by the factor α, in order
- to maintain Ldi/dt+IR invariant. Decoupling capacitance is added between the
- power supply and ground of the model block, instantiated M times. The value of
- the decoupling capacitance is selected to be a value that can actually be added
- 39 to the IC. For example, this value may be between two times and ten times the
- 40 switching capacitance computed in step 206, above. Finally, a transient SPICE
- 41 analysis is run to provide the output voltage as a function of time, and the values
- V_{rms} and V_{pk-pk} are computed **212**. This completes the estimation of the core
- 43 noise **214**.

Please replace the paragraph beginning at page 9, line 23, with the following rewritten paragraph:

1 The I/O terminal of the substrate netlist is connected to the substrate 2 connection of the I/O buffer schematic netlist. The substrate connection of the 3 critical analog circuit, say the ADC circuit, for example, is connected to the 4 corresponding terminal of the substrate network. Figure 3 shows an exemplary 5 network 300 of this kind. A block 302 representing the substrate netlist of the IC 6 floorplan, for example as derived from a commercial program, as mentioned 7 above, is shown in the figure, as well as a block 308 representing the critical 8 analog circuit, in this case an ADC circuit, including a netlist 304 302 of the ADC 9 circuit. Circuitry 306 representing the I/O buffer is also shown. The entire 10 network, comprising the substrate netlist 302, the I/O buffer 306, with its load 11 capacitance 310, and the critical analog circuit 308 may be compared across 12 different test cases, for example with and without backside connection, with and 13 without guard rings, the electrostatic discharge ("ESD") V_{SS} ring being shorted to 14 or separated from the scribe seal, and other options, as desired by one 15 implementing and employing the present invention. Since the worst case 16 scenario in the example chosen to explain this embodiment is that eight I/O 17 buffers can switch simultaneously, eight I/O buffers are used, each driving the typical load of 40 pF that the exemplary IC embodiment would see. The 18 19 backgate contacts of the I/O buffers are connected to an I/O access port of the 20 substrate netlist, and the back gate contacts of the ADC sampling network are 21 connected to the receptor (i.e., critical analog circuit) access port of the substrate 22 netlist.